source: arduino-1-6-7/trunk/fuentes/arduino-ide-amd64/hardware/tools/avr/avr/include/avr/iom3250.h @ 4837

Last change on this file since 4837 was 4837, checked in by daduve, 2 years ago

Adding new version

File size: 21.6 KB
Line 
1/* Copyright (c) 2004, 2005, 2006, 2007 Eric B. Weddington
2   All rights reserved.
3
4   Redistribution and use in source and binary forms, with or without
5   modification, are permitted provided that the following conditions are met:
6
7   * Redistributions of source code must retain the above copyright
8     notice, this list of conditions and the following disclaimer.
9
10   * Redistributions in binary form must reproduce the above copyright
11     notice, this list of conditions and the following disclaimer in
12     the documentation and/or other materials provided with the
13     distribution.
14
15   * Neither the name of the copyright holders nor the names of
16     contributors may be used to endorse or promote products derived
17     from this software without specific prior written permission.
18
19  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  POSSIBILITY OF SUCH DAMAGE. */
30
31/* $Id: iom3250.h 2234 2011-03-16 04:32:21Z arcanum $ */
32
33/* avr/iom3250.h - definitions for ATmega3250 and ATmega3250P.  */
34
35#ifndef _AVR_IOM3250_H_
36#define _AVR_IOM3250_H_ 1
37
38/* This file should only be included from <avr/io.h>, never directly. */
39
40#ifndef _AVR_IO_H_
41#  error "Include <avr/io.h> instead of this file."
42#endif
43
44#ifndef _AVR_IOXXX_H_
45#  define _AVR_IOXXX_H_ "iom3250.h"
46#else
47#  error "Attempt to include more than one <avr/ioXXX.h> file."
48#endif
49
50/* Registers and associated bit numbers */
51
52#define PINA    _SFR_IO8(0x00)
53#define PINA7   7
54#define PINA6   6
55#define PINA5   5
56#define PINA4   4
57#define PINA3   3
58#define PINA2   2
59#define PINA1   1
60#define PINA0   0
61
62#define DDRA    _SFR_IO8(0x01)
63#define DDA7    7
64#define DDA6    6
65#define DDA5    5
66#define DDA4    4
67#define DDA3    3
68#define DDA2    2
69#define DDA1    1
70#define DDA0    0
71
72#define PORTA   _SFR_IO8(0x02)
73#define PA7     7
74#define PA6     6
75#define PA5     5
76#define PA4     4
77#define PA3     3
78#define PA2     2
79#define PA1     1
80#define PA0     0
81
82#define PINB    _SFR_IO8(0x03)
83#define PINB7   7
84#define PINB6   6
85#define PINB5   5
86#define PINB4   4
87#define PINB3   3
88#define PINB2   2
89#define PINB1   1
90#define PINB0   0
91
92#define DDRB    _SFR_IO8(0x04)
93#define DDB7    7
94#define DDB6    6
95#define DDB5    5
96#define DDB4    4
97#define DDB3    3
98#define DDB2    2
99#define DDB1    1
100#define DDB0    0
101
102#define PORTB   _SFR_IO8(0x05)
103#define PB7     7
104#define PB6     6
105#define PB5     5
106#define PB4     4
107#define PB3     3
108#define PB2     2
109#define PB1     1
110#define PB0     0
111
112#define PINC    _SFR_IO8(0x06)
113#define PINC7   7
114#define PINC6   6
115#define PINC5   5
116#define PINC4   4
117#define PINC3   3
118#define PINC2   2
119#define PINC1   1
120#define PINC0   0
121
122#define DDRC    _SFR_IO8(0x07)
123#define DDC7    7
124#define DDC6    6
125#define DDC5    5
126#define DDC4    4
127#define DDC3    3
128#define DDC2    2
129#define DDC1    1
130#define DDC0    0
131
132#define PORTC   _SFR_IO8(0x08)
133#define PC7     7
134#define PC6     6
135#define PC5     5
136#define PC4     4
137#define PC3     3
138#define PC2     2
139#define PC1     1
140#define PC0     0
141
142#define PIND    _SFR_IO8(0x09)
143#define PIND7   7
144#define PIND6   6
145#define PIND5   5
146#define PIND4   4
147#define PIND3   3
148#define PIND2   2
149#define PIND1   1
150#define PIND0   0
151
152#define DDRD    _SFR_IO8(0x0A)
153#define DDD7    7
154#define DDD6    6
155#define DDD5    5
156#define DDD4    4
157#define DDD3    3
158#define DDD2    2
159#define DDD1    1
160#define DDD0    0
161
162#define PORTD   _SFR_IO8(0x0B)
163#define PD7     7
164#define PD6     6
165#define PD5     5
166#define PD4     4
167#define PD3     3
168#define PD2     2
169#define PD1     1
170#define PD0     0
171
172#define PINE    _SFR_IO8(0x0C)
173#define PINE7   7
174#define PINE6   6
175#define PINE5   5
176#define PINE4   4
177#define PINE3   3
178#define PINE2   2
179#define PINE1   1
180#define PINE0   0
181
182#define DDRE    _SFR_IO8(0x0D)
183#define DDE7    7
184#define DDE6    6
185#define DDE5    5
186#define DDE4    4
187#define DDE3    3
188#define DDE2    2
189#define DDE1    1
190#define DDE0    0
191
192#define PORTE   _SFR_IO8(0x0E)
193#define PE7     7
194#define PE6     6
195#define PE5     5
196#define PE4     4
197#define PE3     3
198#define PE2     2
199#define PE1     1
200#define PE0     0
201
202#define PINF    _SFR_IO8(0x0F)
203#define PINF7   7
204#define PINF6   6
205#define PINF5   5
206#define PINF4   4
207#define PINF3   3
208#define PINF2   2
209#define PINF1   1
210#define PINF0   0
211
212#define DDRF    _SFR_IO8(0x10)
213#define DDF7    7
214#define DDF6    6
215#define DDF5    5
216#define DDF4    4
217#define DDF3    3
218#define DDF2    2
219#define DDF1    1
220#define DDF0    0
221
222#define PORTF   _SFR_IO8(0x11)
223#define PF7     7
224#define PF6     6
225#define PF5     5
226#define PF4     4
227#define PF3     3
228#define PF2     2
229#define PF1     1
230#define PF0     0
231
232#define PING    _SFR_IO8(0x12)
233#define PING5   5
234#define PING4   4
235#define PING3   3
236#define PING2   2
237#define PING1   1
238#define PING0   0
239
240#define DDRG    _SFR_IO8(0x13)
241#define DDG4    4
242#define DDG3    3
243#define DDG2    2
244#define DDG1    1
245#define DDG0    0
246
247#define PORTG   _SFR_IO8(0x14)
248#define PG4     4
249#define PG3     3
250#define PG2     2
251#define PG1     1
252#define PG0     0
253
254#define TIFR0   _SFR_IO8(0x15)
255#define TOV0    0
256#define OCF0A   1
257
258#define TIFR1   _SFR_IO8(0x16)
259#define TOV1    0
260#define OCF1A   1
261#define OCF1B   2
262#define ICF1    5
263
264#define TIFR2   _SFR_IO8(0x17)
265#define TOV2    0
266#define OCF2A   1
267
268/* Reserved [0x18..0x1B] */
269
270#define EIFR   _SFR_IO8(0x1C)
271#define INTF0   0
272#define PCIF0   4
273#define PCIF1   5
274#define PCIF2   6
275#define PCIF3   7
276
277#define EIMSK   _SFR_IO8(0x1D)
278#define INT0    0
279#define PCIE0   4
280#define PCIE1   5
281#define PCIE2   6
282#define PCIE3   7
283
284#define GPIOR0  _SFR_IO8(0x1E)
285
286#define EECR    _SFR_IO8(0x1F)
287#define EERE    0
288#define EEWE    1
289#define EEMWE   2
290#define EERIE   3
291
292#define EEDR    _SFR_IO8(0X20)
293
294/* Combine EEARL and EEARH */
295#define EEAR    _SFR_IO16(0x21)
296#define EEARL   _SFR_IO8(0x21)
297#define EEARH   _SFR_IO8(0X22)
298
299/* 6-char sequence denoting where to find the EEPROM registers in memory space.
300   Adresses denoted in hex syntax with uppercase letters. Used by the EEPROM
301   subroutines.
302   First two letters:  EECR address.
303   Second two letters: EEDR address.
304   Last two letters:   EEAR address.  */
305#define __EEPROM_REG_LOCATIONS__ 1F2021
306
307#define GTCCR   _SFR_IO8(0x23)
308#define PSR10   0
309#define PSR2    1
310#define TSM     7
311
312#define TCCR0A  _SFR_IO8(0x24)
313#define CS00    0
314#define CS01    1
315#define CS02    2
316#define WGM01   3
317#define COM0A0  4
318#define COM0A1  5
319#define WGM00   6
320#define FOC0A   7
321
322/* Reserved [0x25] */
323
324#define TCNT0   _SFR_IO8(0X26)
325
326#define OCR0A   _SFR_IO8(0X27)
327
328/* Reserved [0x28..0x29] */
329
330#define GPIOR1  _SFR_IO8(0x2A)
331
332#define GPIOR2  _SFR_IO8(0x2B)
333
334#define SPCR    _SFR_IO8(0x2C)
335#define SPR0    0
336#define SPR1    1
337#define CPHA    2
338#define CPOL    3
339#define MSTR    4
340#define DORD    5
341#define SPE     6
342#define SPIE    7
343
344#define SPSR    _SFR_IO8(0x2D)
345#define SPI2X   0
346#define WCOL    6
347#define SPIF    7
348
349#define SPDR    _SFR_IO8(0X2E)
350
351/* Reserved [0x2F] */
352
353#define ACSR    _SFR_IO8(0x30)
354#define ACIS0   0
355#define ACIS1   1
356#define ACIC    2
357#define ACIE    3
358#define ACI     4
359#define ACO     5
360#define ACBG    6
361#define ACD     7
362
363#define OCDR    _SFR_IO8(0x31)
364#define OCDR0   0
365#define OCDR1   1
366#define OCDR2   2
367#define OCDR3   3
368#define OCDR4   4
369#define OCDR5   5
370#define OCDR6   6
371#define OCDR7   7
372#define IDRD    7
373
374/* Reserved [0x32] */
375
376#define SMCR    _SFR_IO8(0x33)
377#define SE      0
378#define SM0     1
379#define SM1     2
380#define SM2     3
381
382#define MCUSR   _SFR_IO8(0x34)
383#define PORF    0
384#define EXTRF   1
385#define BORF    2
386#define WDRF    3
387#define JTRF    4
388
389#define MCUCR   _SFR_IO8(0X35)
390#define IVCE    0
391#define IVSEL   1
392#define PUD     4
393#if defined(__AVR_ATmega3250P__)
394#define BODSE   5
395#define BODS    6
396#endif
397#define JTD     7
398
399/* Reserved [0x36] */
400
401#define SPMCSR  _SFR_IO8(0x37)
402#define SPMEN   0
403#define PGERS   1
404#define PGWRT   2
405#define BLBSET  3
406#define RWWSRE  4
407#define RWWSB   6
408#define SPMIE   7
409
410/* Reserved [0x38..0x3C] */
411
412/* SP [0x3D..0x3E] */
413/* SREG [0x3F] */
414
415#define WDTCR   _SFR_MEM8(0x60)
416#define WDP0    0
417#define WDP1    1
418#define WDP2    2
419#define WDE     3
420#define WDCE    4
421
422#define CLKPR   _SFR_MEM8(0x61)
423#define CLKPS0  0
424#define CLKPS1  1
425#define CLKPS2  2
426#define CLKPS3  3
427#define CLKPCE  7
428
429/* Reserved [0x62..0x63] */
430
431#define PRR     _SFR_MEM8(0x64)
432#define PRADC       0
433#define PRUSART0    1
434#define PRSPI       2
435#define PRTIM1      3
436
437#define __AVR_HAVE_PRR  ((1<<PRADC)|(1<<PRUSART0)|(1<<PRSPI)|(1<<PRTIM1))
438#define __AVR_HAVE_PRR_PRADC
439#define __AVR_HAVE_PRR_PRUSART0
440#define __AVR_HAVE_PRR_PRSPI
441#define __AVR_HAVE_PRR_PRTIM1
442
443/* Reserved [0x65] */
444
445#define OSCCAL  _SFR_MEM8(0x66)
446
447/* Reserved [0x67..0x68] */
448
449#define EICRA   _SFR_MEM8(0x69)
450#define ISC00   0
451#define ISC01   1
452
453/* Reserved [0x6A] */
454
455#define PCMSK0  _SFR_MEM8(0x6B)
456#define PCINT0  0
457#define PCINT1  1
458#define PCINT2  2
459#define PCINT3  3
460#define PCINT4  4
461#define PCINT5  5
462#define PCINT6  6
463#define PCINT7  7
464
465#define PCMSK1  _SFR_MEM8(0x6C)
466#define PCINT8  0
467#define PCINT9  1
468#define PCINT10 2
469#define PCINT11 3
470#define PCINT12 4
471#define PCINT13 5
472#define PCINT14 6
473#define PCINT15 7
474
475#define PCMSK2  _SFR_MEM8(0x6D)
476#define PCINT16 0
477#define PCINT17 1
478#define PCINT18 2
479#define PCINT19 3
480#define PCINT20 4
481#define PCINT21 5
482#define PCINT22 6
483#define PCINT23 7
484
485#define TIMSK0  _SFR_MEM8(0x6E)
486#define TOIE0   0
487#define OCIE0A  1
488
489#define TIMSK1  _SFR_MEM8(0x6F)
490#define TOIE1   0
491#define OCIE1A  1
492#define OCIE1B  2
493#define ICIE1   5
494
495#define TIMSK2  _SFR_MEM8(0x70)
496#define TOIE2   0
497#define OCIE2A  1
498
499/* Reserved [0x71..0x72] */
500
501#define PCMSK3  _SFR_MEM8(0x73)
502#define PCINT24 0
503#define PCINT25 1
504#define PCINT26 2
505#define PCINT27 3
506#define PCINT28 4
507#define PCINT29 5
508#define PCINT30 6
509
510/* Reserved [0x74..0x77] */
511
512/* Combine ADCL and ADCH */
513#ifndef __ASSEMBLER__
514#define ADC     _SFR_MEM16(0x78)
515#endif
516#define ADCW    _SFR_MEM16(0x78)
517#define ADCL    _SFR_MEM8(0x78)
518#define ADCH    _SFR_MEM8(0x79)
519
520#define ADCSRA  _SFR_MEM8(0x7A)
521#define ADPS0   0
522#define ADPS1   1
523#define ADPS2   2
524#define ADIE    3
525#define ADIF    4
526#define ADATE   5
527#define ADSC    6
528#define ADEN    7
529
530#define ADCSRB  _SFR_MEM8(0x7B)
531#define ADTS0   0
532#define ADTS1   1
533#define ADTS2   2
534#define ACME    6
535
536#define ADMUX   _SFR_MEM8(0x7C)
537#define MUX0    0
538#define MUX1    1
539#define MUX2    2
540#define MUX3    3
541#define MUX4    4
542#define ADLAR   5
543#define REFS0   6
544#define REFS1   7
545
546/* Reserved [0x7D] */
547
548#define DIDR0   _SFR_MEM8(0x7E)
549#define ADC0D   0
550#define ADC1D   1
551#define ADC2D   2
552#define ADC3D   3
553#define ADC4D   4
554#define ADC5D   5
555#define ADC6D   6
556#define ADC7D   7
557
558#define DIDR1   _SFR_MEM8(0x7F)
559#define AIN0D   0
560#define AIN1D   1
561
562#define TCCR1A  _SFR_MEM8(0X80)
563#define WGM10   0
564#define WGM11   1
565#define COM1B0  4
566#define COM1B1  5
567#define COM1A0  6
568#define COM1A1  7
569
570#define TCCR1B  _SFR_MEM8(0X81)
571#define CS10    0
572#define CS11    1
573#define CS12    2
574#define WGM12   3
575#define WGM13   4
576#define ICES1   6
577#define ICNC1   7
578
579#define TCCR1C  _SFR_MEM8(0x82)
580#define FOC1B   6
581#define FOC1A   7
582
583/* Reserved [0x83] */
584
585/* Combine TCNT1L and TCNT1H */
586#define TCNT1   _SFR_MEM16(0x84)
587
588#define TCNT1L  _SFR_MEM8(0x84)
589#define TCNT1H  _SFR_MEM8(0x85)
590
591/* Combine ICR1L and ICR1H */
592#define ICR1    _SFR_MEM16(0x86)
593
594#define ICR1L   _SFR_MEM8(0x86)
595#define ICR1H   _SFR_MEM8(0x87)
596
597/* Combine OCR1AL and OCR1AH */
598#define OCR1A   _SFR_MEM16(0x88)
599
600#define OCR1AL  _SFR_MEM8(0x88)
601#define OCR1AH  _SFR_MEM8(0x89)
602
603/* Combine OCR1BL and OCR1BH */
604#define OCR1B   _SFR_MEM16(0x8A)
605
606#define OCR1BL  _SFR_MEM8(0x8A)
607#define OCR1BH  _SFR_MEM8(0x8B)
608
609/* Reserved [0x8C..0xAF] */
610
611#define TCCR2A  _SFR_MEM8(0xB0)
612#define CS20    0
613#define CS21    1
614#define CS22    2
615#define WGM21   3
616#define COM2A0  4
617#define COM2A1  5
618#define WGM20   6
619#define FOC2A   7
620
621/* Reserved [0xB1] */
622
623#define TCNT2   _SFR_MEM8(0xB2)
624
625#define OCR2A   _SFR_MEM8(0xB3)
626
627/* Reserved [0xB4..0xB5] */
628
629#define ASSR    _SFR_MEM8(0xB6)
630#define TCR2UB  0
631#define OCR2UB  1
632#define TCN2UB  2
633#define AS2     3
634#define EXCLK   4
635
636/* Reserved [0xB7] */
637
638#define USICR   _SFR_MEM8(0xB8)
639#define USITC   0
640#define USICLK  1
641#define USICS0  2
642#define USICS1  3
643#define USIWM0  4
644#define USIWM1  5
645#define USIOIE  6
646#define USISIE  7
647
648#define USISR   _SFR_MEM8(0xB9)
649#define USICNT0 0
650#define USICNT1 1
651#define USICNT2 2
652#define USICNT3 3
653#define USIDC   4
654#define USIPF   5
655#define USIOIF  6
656#define USISIF  7
657
658#define USIDR   _SFR_MEM8(0xBA)
659
660/* Reserved [0xBB..0xBF] */
661
662#define UCSR0A  _SFR_MEM8(0xC0)
663#define MPCM0   0
664#define U2X0    1
665#define UPE0    2
666#define DOR0    3
667#define FE0     4
668#define UDRE0   5
669#define TXC0    6
670#define RXC0    7
671
672#define UCSR0B  _SFR_MEM8(0XC1)
673#define TXB80   0
674#define RXB80   1
675#define UCSZ02  2
676#define TXEN0   3
677#define RXEN0   4
678#define UDRIE0  5
679#define TXCIE0  6
680#define RXCIE0  7
681
682#define UCSR0C  _SFR_MEM8(0xC2)
683#define UCPOL0  0
684#define UCSZ00  1
685#define UCSZ01  2
686#define USBS0   3
687#define UPM00   4
688#define UPM01   5
689#define UMSEL0  6
690
691/* Reserved [0xC3] */
692
693/* Combine UBRR0L and UBRR0H */
694#define UBRR0   _SFR_MEM16(0xC4)
695
696#define UBRR0L  _SFR_MEM8(0xC4)
697#define UBRR0H  _SFR_MEM8(0xC5)
698
699#define UDR0    _SFR_MEM8(0XC6)
700
701/* Reserved [0xC7..0xD7] */
702
703#define PINH    _SFR_MEM8(0xD8)
704#define PINH7   7
705#define PINH6   6
706#define PINH5   5
707#define PINH4   4
708#define PINH3   3
709#define PINH2   2
710#define PINH1   1
711#define PINH0   0
712
713#define DDRH    _SFR_MEM8(0xD9)
714#define DDH7    7
715#define DDH6    6
716#define DDH5    5
717#define DDH4    4
718#define DDH3    3
719#define DDH2    2
720#define DDH1    1
721#define DDH0    0
722
723#define PORTH   _SFR_MEM8(0xDA)
724#define PH7     7
725#define PH6     6
726#define PH5     5
727#define PH4     4
728#define PH3     3
729#define PH2     2
730#define PH1     1
731#define PH0     0
732
733#define PINJ    _SFR_MEM8(0xDB)
734#define PINJ6   6
735#define PINJ5   5
736#define PINJ4   4
737#define PINJ3   3
738#define PINJ2   2
739#define PINJ1   1
740#define PINJ0   0
741
742#define DDRJ    _SFR_MEM8(0xDC)
743#define DDJ6    6
744#define DDJ5    5
745#define DDJ4    4
746#define DDJ3    3
747#define DDJ2    2
748#define DDJ1    1
749#define DDJ0    0
750
751#define PORTJ   _SFR_MEM8(0xDD)
752#define PJ6     6
753#define PJ5     5
754#define PJ4     4
755#define PJ3     3
756#define PJ2     2
757#define PJ1     1
758#define PJ0     0
759
760/* Reserved [0xDE..0xFF] */
761
762
763/* Interrupt vectors */
764/* Vector 0 is the reset vector */
765
766/* External Interrupt Request 0 */
767#define INT0_vect_num           1
768#define INT0_vect                       _VECTOR(1)
769#define SIG_INTERRUPT0                  _VECTOR(1)
770
771/* Pin Change Interrupt Request 0 */
772#define PCINT0_vect_num         2
773#define PCINT0_vect                     _VECTOR(2)
774#define SIG_PIN_CHANGE0                 _VECTOR(2)
775
776/* Pin Change Interrupt Request 1 */
777#define PCINT1_vect_num         3
778#define PCINT1_vect                     _VECTOR(3)
779#define SIG_PIN_CHANGE1                 _VECTOR(3)
780
781/* Timer/Counter2 Compare Match */
782#define TIMER2_COMP_vect_num    4
783#define TIMER2_COMP_vect                _VECTOR(4)
784#define SIG_OUTPUT_COMPARE2             _VECTOR(4)
785
786/* Timer/Counter2 Overflow */
787#define TIMER2_OVF_vect_num             5
788#define TIMER2_OVF_vect                 _VECTOR(5)
789#define SIG_OVERFLOW2                   _VECTOR(5)
790
791/* Timer/Counter1 Capture Event */
792#define TIMER1_CAPT_vect_num    6
793#define TIMER1_CAPT_vect                _VECTOR(6)
794#define SIG_INPUT_CAPTURE1              _VECTOR(6)
795
796/* Timer/Counter1 Compare Match A */
797#define TIMER1_COMPA_vect_num   7
798#define TIMER1_COMPA_vect               _VECTOR(7)
799#define SIG_OUTPUT_COMPARE1A    _VECTOR(7)
800
801/* Timer/Counter Compare Match B */
802#define TIMER1_COMPB_vect_num   8
803#define TIMER1_COMPB_vect               _VECTOR(8)
804#define SIG_OUTPUT_COMPARE1B    _VECTOR(8)
805
806/* Timer/Counter1 Overflow */
807#define TIMER1_OVF_vect_num             9
808#define TIMER1_OVF_vect                 _VECTOR(9)
809#define SIG_OVERFLOW1                   _VECTOR(9)
810
811/* Timer/Counter0 Compare Match */
812#define TIMER0_COMP_vect_num    10
813#define TIMER0_COMP_vect                _VECTOR(10)
814#define SIG_OUTPUT_COMPARE0             _VECTOR(10)
815
816/* Timer/Counter0 Overflow */
817#define TIMER0_OVF_vect_num             11
818#define TIMER0_OVF_vect                 _VECTOR(11)
819#define SIG_OVERFLOW0                   _VECTOR(11)
820
821/* SPI Serial Transfer Complete */
822#define SPI_STC_vect_num                12
823#define SPI_STC_vect                    _VECTOR(12)
824#define SIG_SPI                             _VECTOR(12)
825
826/* USART, Rx Complete */
827#define USART_RX_vect_num               13
828#define USART_RX_vect                   _VECTOR(13)
829#define USART0_RX_vect                  _VECTOR(13)  /* Alias */
830#define SIG_UART_RECV                   _VECTOR(13)
831
832/* USART Data register Empty */
833#define USART_UDRE_vect_num             14
834#define USART_UDRE_vect                 _VECTOR(14)
835#define USART0_UDRE_vect                _VECTOR(14)  /* Alias */
836#define SIG_UART_DATA                   _VECTOR(14)
837
838/* USART0, Tx Complete */
839#define USART0_TX_vect_num              15
840#define USART0_TX_vect                  _VECTOR(15)
841#define USART_TX_vect                   _VECTOR(15)  /* Alias */
842#define SIG_UART_TRANS                  _VECTOR(15)
843
844/* USI Start Condition */
845#define USI_START_vect_num              16
846#define USI_START_vect                  _VECTOR(16)
847#define SIG_USI_START                   _VECTOR(16)
848
849/* USI Overflow */
850#define USI_OVERFLOW_vect_num   17
851#define USI_OVERFLOW_vect               _VECTOR(17)
852#define SIG_USI_OVERFLOW                _VECTOR(17)
853
854/* Analog Comparator */
855#define ANALOG_COMP_vect_num    18
856#define ANALOG_COMP_vect                _VECTOR(18)
857#define SIG_COMPARATOR                  _VECTOR(18)
858
859/* ADC Conversion Complete */
860#define ADC_vect_num            19
861#define ADC_vect                        _VECTOR(19)
862#define SIG_ADC                         _VECTOR(19)
863
864/* EEPROM Ready */
865#define EE_READY_vect_num               20
866#define EE_READY_vect                   _VECTOR(20)
867#define SIG_EEPROM_READY                _VECTOR(20)
868
869/* Store Program Memory Read */
870#define SPM_READY_vect_num              21
871#define SPM_READY_vect                  _VECTOR(21)
872#define SIG_SPM_READY                   _VECTOR(21)
873
874/* Pin Change Interrupt Request 2 */
875#define PCINT2_vect_num         23
876#define PCINT2_vect                     _VECTOR(23)
877#define SIG_PIN_CHANGE2                 _VECTOR(23)
878
879/* Pin Change Interrupt Request 3 */
880#define PCINT3_vect_num         24
881#define PCINT3_vect                     _VECTOR(24)
882#define SIG_PIN_CHANGE3                 _VECTOR(24)
883
884#define _VECTORS_SIZE 100
885
886
887/* Constants */
888#define SPM_PAGESIZE    128
889#define RAMSTART        (0x100)
890#define RAMEND          0x8FF
891#define XRAMEND         RAMEND
892#define E2END           0x3FF
893#define E2PAGESIZE      4
894#define FLASHEND        0x7FFF
895
896
897/* Fuses */
898
899#define FUSE_MEMORY_SIZE 3
900
901/* Low Fuse Byte */
902#define FUSE_CKSEL0      (unsigned char)~_BV(0)
903#define FUSE_CKSEL1      (unsigned char)~_BV(1)
904#define FUSE_CKSEL2      (unsigned char)~_BV(2)
905#define FUSE_CKSEL3      (unsigned char)~_BV(3)
906#define FUSE_SUT0        (unsigned char)~_BV(4)
907#define FUSE_SUT1        (unsigned char)~_BV(5)
908#define FUSE_CKOUT       (unsigned char)~_BV(6)
909#define FUSE_CKDIV8      (unsigned char)~_BV(7)
910#define LFUSE_DEFAULT (FUSE_CKSEL0 & FUSE_CKSEL2 & FUSE_CKSEL3 & FUSE_SUT0 & FUSE_CKDIV8)
911
912/* High Fuse Byte */
913#define FUSE_BOOTRST     (unsigned char)~_BV(0)
914#define FUSE_BOOTSZ0     (unsigned char)~_BV(1)
915#define FUSE_BOOTSZ1     (unsigned char)~_BV(2)
916#define FUSE_EESAVE      (unsigned char)~_BV(3)
917#define FUSE_WDTON       (unsigned char)~_BV(4)
918#define FUSE_SPIEN       (unsigned char)~_BV(5)
919#define FUSE_JTAGEN      (unsigned char)~_BV(6)
920#define FUSE_OCDEN       (unsigned char)~_BV(7)
921#define HFUSE_DEFAULT (FUSE_BOOTSZ0 & FUSE_BOOTSZ1 & FUSE_SPIEN & FUSE_JTAGEN)
922
923/* Extended Fuse Byte */
924#define FUSE_RSTDISBL    (unsigned char)~_BV(0)
925#define FUSE_BODLEVEL0   (unsigned char)~_BV(1)
926#define FUSE_BODLEVEL1   (unsigned char)~_BV(2)
927#define EFUSE_DEFAULT (0xFF)
928
929
930/* Lock Bits */
931#define __LOCK_BITS_EXIST
932#define __BOOT_LOCK_BITS_0_EXIST
933#define __BOOT_LOCK_BITS_1_EXIST
934
935
936/* Signature */
937#define SIGNATURE_0 0x1E
938#define SIGNATURE_1 0x95
939#define SIGNATURE_2 0x06
940
941
942/* Deprecated items */
943#if !defined(__AVR_LIBC_DEPRECATED_ENABLE__)
944
945#pragma GCC system_header
946
947#pragma GCC poison SIG_INTERRUPT0
948#pragma GCC poison SIG_PIN_CHANGE0
949#pragma GCC poison SIG_PIN_CHANGE1
950#pragma GCC poison SIG_OUTPUT_COMPARE2
951#pragma GCC poison SIG_OVERFLOW2
952#pragma GCC poison SIG_INPUT_CAPTURE1
953#pragma GCC poison SIG_OUTPUT_COMPARE1A
954#pragma GCC poison SIG_OUTPUT_COMPARE1B
955#pragma GCC poison SIG_OVERFLOW1
956#pragma GCC poison SIG_OUTPUT_COMPARE0
957#pragma GCC poison SIG_OVERFLOW0
958#pragma GCC poison SIG_SPI
959#pragma GCC poison USART0_RX_vect
960#pragma GCC poison SIG_UART_RECV
961#pragma GCC poison USART0_UDRE_vect
962#pragma GCC poison SIG_UART_DATA
963#pragma GCC poison USART_TX_vect
964#pragma GCC poison SIG_UART_TRANS
965#pragma GCC poison SIG_USI_START
966#pragma GCC poison SIG_USI_OVERFLOW
967#pragma GCC poison SIG_COMPARATOR
968#pragma GCC poison SIG_ADC
969#pragma GCC poison SIG_EEPROM_READY
970#pragma GCC poison SIG_SPM_READY
971#pragma GCC poison SIG_PIN_CHANGE2
972#pragma GCC poison SIG_PIN_CHANGE3
973
974#endif  /* !defined(__AVR_LIBC_DEPRECATED_ENABLE__) */
975
976#define SLEEP_MODE_IDLE (0x00<<1)
977#define SLEEP_MODE_ADC (0x01<<1)
978#define SLEEP_MODE_PWR_DOWN (0x02<<1)
979#define SLEEP_MODE_PWR_SAVE (0x03<<1)
980#define SLEEP_MODE_STANDBY (0x06<<1)
981
982#endif /* _AVR_IOM3250_H_ */
Note: See TracBrowser for help on using the repository browser.