source: arduino-1-6-7/trunk/fuentes/arduino-ide-amd64/hardware/tools/avr/avr/include/avr/iom88pa.h @ 46

Last change on this file since 46 was 46, checked in by jrpelegrina, 4 years ago

First release to Xenial

File size: 24.8 KB
Line 
1/* Copyright (c) 2009 Atmel Corporation
2   All rights reserved.
3
4   Redistribution and use in source and binary forms, with or without
5   modification, are permitted provided that the following conditions are met:
6
7   * Redistributions of source code must retain the above copyright
8     notice, this list of conditions and the following disclaimer.
9
10   * Redistributions in binary form must reproduce the above copyright
11     notice, this list of conditions and the following disclaimer in
12     the documentation and/or other materials provided with the
13     distribution.
14
15   * Neither the name of the copyright holders nor the names of
16     contributors may be used to endorse or promote products derived
17     from this software without specific prior written permission.
18
19  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  POSSIBILITY OF SUCH DAMAGE. */
30
31/* $Id: iom88pa.h 2035 2009-11-02 02:44:17Z arcanum $ */
32
33/* avr/iom88pa.h - definitions for ATmega88PA */
34
35/* This file should only be included from <avr/io.h>, never directly. */
36
37#ifndef _AVR_IO_H_
38#  error "Include <avr/io.h> instead of this file."
39#endif
40
41#ifndef _AVR_IOXXX_H_
42#  define _AVR_IOXXX_H_ "iom88pa.h"
43#else
44#  error "Attempt to include more than one <avr/ioXXX.h> file."
45#endif
46
47
48#ifndef _AVR_ATmega88PA_H_
49#define _AVR_ATmega88PA_H_ 1
50
51
52/* Registers and associated bit numbers. */
53
54#define PINB _SFR_IO8(0x03)
55#define PINB0 0
56#define PINB1 1
57#define PINB2 2
58#define PINB3 3
59#define PINB4 4
60#define PINB5 5
61#define PINB6 6
62#define PINB7 7
63
64#define DDRB _SFR_IO8(0x04)
65#define DDB0 0
66#define DDB1 1
67#define DDB2 2
68#define DDB3 3
69#define DDB4 4
70#define DDB5 5
71#define DDB6 6
72#define DDB7 7
73
74#define PORTB _SFR_IO8(0x05)
75#define PORTB0 0
76#define PORTB1 1
77#define PORTB2 2
78#define PORTB3 3
79#define PORTB4 4
80#define PORTB5 5
81#define PORTB6 6
82#define PORTB7 7
83
84#define PINC _SFR_IO8(0x06)
85#define PINC0 0
86#define PINC1 1
87#define PINC2 2
88#define PINC3 3
89#define PINC4 4
90#define PINC5 5
91#define PINC6 6
92
93#define DDRC _SFR_IO8(0x07)
94#define DDC0 0
95#define DDC1 1
96#define DDC2 2
97#define DDC3 3
98#define DDC4 4
99#define DDC5 5
100#define DDC6 6
101
102#define PORTC _SFR_IO8(0x08)
103#define PORTC0 0
104#define PORTC1 1
105#define PORTC2 2
106#define PORTC3 3
107#define PORTC4 4
108#define PORTC5 5
109#define PORTC6 6
110
111#define PIND _SFR_IO8(0x09)
112#define PIND0 0
113#define PIND1 1
114#define PIND2 2
115#define PIND3 3
116#define PIND4 4
117#define PIND5 5
118#define PIND6 6
119#define PIND7 7
120
121#define DDRD _SFR_IO8(0x0A)
122#define DDD0 0
123#define DDD1 1
124#define DDD2 2
125#define DDD3 3
126#define DDD4 4
127#define DDD5 5
128#define DDD6 6
129#define DDD7 7
130
131#define PORTD _SFR_IO8(0x0B)
132#define PORTD0 0
133#define PORTD1 1
134#define PORTD2 2
135#define PORTD3 3
136#define PORTD4 4
137#define PORTD5 5
138#define PORTD6 6
139#define PORTD7 7
140
141#define TIFR0 _SFR_IO8(0x15)
142#define TOV0 0
143#define OCF0A 1
144#define OCF0B 2
145
146#define TIFR1 _SFR_IO8(0x16)
147#define TOV1 0
148#define OCF1A 1
149#define OCF1B 2
150#define ICF1 5
151
152#define TIFR2 _SFR_IO8(0x17)
153#define TOV2 0
154#define OCF2A 1
155#define OCF2B 2
156
157#define PCIFR _SFR_IO8(0x1B)
158#define PCIF0 0
159#define PCIF1 1
160#define PCIF2 2
161
162#define EIFR _SFR_IO8(0x1C)
163#define INTF0 0
164#define INTF1 1
165
166#define EIMSK _SFR_IO8(0x1D)
167#define INT0 0
168#define INT1 1
169
170#define GPIOR0 _SFR_IO8(0x1E)
171#define GPIOR00 0
172#define GPIOR01 1
173#define GPIOR02 2
174#define GPIOR03 3
175#define GPIOR04 4
176#define GPIOR05 5
177#define GPIOR06 6
178#define GPIOR07 7
179
180#define EECR _SFR_IO8(0x1F)
181#define EERE 0
182#define EEPE 1
183#define EEMPE 2
184#define EERIE 3
185#define EEPM0 4
186#define EEPM1 5
187
188#define EEDR _SFR_IO8(0x20)
189#define EEDR0 0
190#define EEDR1 1
191#define EEDR2 2
192#define EEDR3 3
193#define EEDR4 4
194#define EEDR5 5
195#define EEDR6 6
196#define EEDR7 7
197
198#define EEAR _SFR_IO16(0x21)
199
200#define EEARL _SFR_IO8(0x21)
201#define EEAR0 0
202#define EEAR1 1
203#define EEAR2 2
204#define EEAR3 3
205#define EEAR4 4
206#define EEAR5 5
207#define EEAR6 6
208#define EEAR7 7
209
210#define EEARH _SFR_IO8(0x22)
211#define EEAR8 0
212
213#define GTCCR _SFR_IO8(0x23)
214#define PSRSYNC 0
215#define PSRASY 1
216#define TSM 7
217
218#define TCCR0A _SFR_IO8(0x24)
219#define WGM00 0
220#define WGM01 1
221#define COM0B0 4
222#define COM0B1 5
223#define COM0A0 6
224#define COM0A1 7
225
226#define TCCR0B _SFR_IO8(0x25)
227#define CS00 0
228#define CS01 1
229#define CS02 2
230#define WGM02 3
231#define FOC0B 6
232#define FOC0A 7
233
234#define TCNT0 _SFR_IO8(0x26)
235#define TCNT0_0 0
236#define TCNT0_1 1
237#define TCNT0_2 2
238#define TCNT0_3 3
239#define TCNT0_4 4
240#define TCNT0_5 5
241#define TCNT0_6 6
242#define TCNT0_7 7
243
244#define OCR0A _SFR_IO8(0x27)
245#define OCR0A_0 0
246#define OCR0A_1 1
247#define OCR0A_2 2
248#define OCR0A_3 3
249#define OCR0A_4 4
250#define OCR0A_5 5
251#define OCR0A_6 6
252#define OCR0A_7 7
253
254#define OCR0B _SFR_IO8(0x28)
255#define OCR0B_0 0
256#define OCR0B_1 1
257#define OCR0B_2 2
258#define OCR0B_3 3
259#define OCR0B_4 4
260#define OCR0B_5 5
261#define OCR0B_6 6
262#define OCR0B_7 7
263
264#define GPIOR1 _SFR_IO8(0x2A)
265#define GPIOR10 0
266#define GPIOR11 1
267#define GPIOR12 2
268#define GPIOR13 3
269#define GPIOR14 4
270#define GPIOR15 5
271#define GPIOR16 6
272#define GPIOR17 7
273
274#define GPIOR2 _SFR_IO8(0x2B)
275#define GPIOR20 0
276#define GPIOR21 1
277#define GPIOR22 2
278#define GPIOR23 3
279#define GPIOR24 4
280#define GPIOR25 5
281#define GPIOR26 6
282#define GPIOR27 7
283
284#define SPCR _SFR_IO8(0x2C)
285#define SPR0 0
286#define SPR1 1
287#define CPHA 2
288#define CPOL 3
289#define MSTR 4
290#define DORD 5
291#define SPE 6
292#define SPIE 7
293
294#define SPSR _SFR_IO8(0x2D)
295#define SPI2X 0
296#define WCOL 6
297#define SPIF 7
298
299#define SPDR _SFR_IO8(0x2E)
300#define SPDR0 0
301#define SPDR1 1
302#define SPDR2 2
303#define SPDR3 3
304#define SPDR4 4
305#define SPDR5 5
306#define SPDR6 6
307#define SPDR7 7
308
309#define ACSR _SFR_IO8(0x30)
310#define ACIS0 0
311#define ACIS1 1
312#define ACIC 2
313#define ACIE 3
314#define ACI 4
315#define ACO 5
316#define ACBG 6
317#define ACD 7
318
319#define SMCR _SFR_IO8(0x33)
320#define SE 0
321#define SM0 1
322#define SM1 2
323#define SM2 3
324
325#define MCUSR _SFR_IO8(0x34)
326#define PORF 0
327#define EXTRF 1
328#define BORF 2
329#define WDRF 3
330
331#define MCUCR _SFR_IO8(0x35)
332#define IVCE 0
333#define IVSEL 1
334#define PUD 4
335#define BODSE 5
336#define BODS 6
337
338#define SPMCSR _SFR_IO8(0x37)
339#define SELFPRGEN 0
340#define SPMEN 0
341#define PGERS 1
342#define PGWRT 2
343#define BLBSET 3
344#define RWWSRE 4
345#define SIGRD 5
346#define RWWSB 6
347#define SPMIE 7
348
349#define WDTCSR _SFR_MEM8(0x60)
350#define WDP0 0
351#define WDP1 1
352#define WDP2 2
353#define WDE 3
354#define WDCE 4
355#define WDP3 5
356#define WDIE 6
357#define WDIF 7
358
359#define CLKPR _SFR_MEM8(0x61)
360#define CLKPS0 0
361#define CLKPS1 1
362#define CLKPS2 2
363#define CLKPS3 3
364#define CLKPCE 7
365
366#define PRR _SFR_MEM8(0x64)
367#define PRADC 0
368#define PRUSART0 1
369#define PRSPI 2
370#define PRTIM1 3
371#define PRTIM0 5
372#define PRTIM2 6
373#define PRTWI 7
374
375#define OSCCAL _SFR_MEM8(0x66)
376#define CAL0 0
377#define CAL1 1
378#define CAL2 2
379#define CAL3 3
380#define CAL4 4
381#define CAL5 5
382#define CAL6 6
383#define CAL7 7
384
385#define PCICR _SFR_MEM8(0x68)
386#define PCIE0 0
387#define PCIE1 1
388#define PCIE2 2
389
390#define EICRA _SFR_MEM8(0x69)
391#define ISC00 0
392#define ISC01 1
393#define ISC10 2
394#define ISC11 3
395
396#define PCMSK0 _SFR_MEM8(0x6B)
397#define PCINT0 0
398#define PCINT1 1
399#define PCINT2 2
400#define PCINT3 3
401#define PCINT4 4
402#define PCINT5 5
403#define PCINT6 6
404#define PCINT7 7
405
406#define PCMSK1 _SFR_MEM8(0x6C)
407#define PCINT8 0
408#define PCINT9 1
409#define PCINT10 2
410#define PCINT11 3
411#define PCINT12 4
412#define PCINT13 5
413#define PCINT14 6
414
415#define PCMSK2 _SFR_MEM8(0x6D)
416#define PCINT16 0
417#define PCINT17 1
418#define PCINT18 2
419#define PCINT19 3
420#define PCINT20 4
421#define PCINT21 5
422#define PCINT22 6
423#define PCINT23 7
424
425#define TIMSK0 _SFR_MEM8(0x6E)
426#define TOIE0 0
427#define OCIE0A 1
428#define OCIE0B 2
429
430#define TIMSK1 _SFR_MEM8(0x6F)
431#define TOIE1 0
432#define OCIE1A 1
433#define OCIE1B 2
434#define ICIE1 5
435
436#define TIMSK2 _SFR_MEM8(0x70)
437#define TOIE2 0
438#define OCIE2A 1
439#define OCIE2B 2
440
441#ifndef __ASSEMBLER__
442#define ADC _SFR_MEM16(0x78)
443#endif
444#define ADCW _SFR_MEM16(0x78)
445
446#define ADCL _SFR_MEM8(0x78)
447#define ADCL0 0
448#define ADCL1 1
449#define ADCL2 2
450#define ADCL3 3
451#define ADCL4 4
452#define ADCL5 5
453#define ADCL6 6
454#define ADCL7 7
455
456#define ADCH _SFR_MEM8(0x79)
457#define ADCH0 0
458#define ADCH1 1
459#define ADCH2 2
460#define ADCH3 3
461#define ADCH4 4
462#define ADCH5 5
463#define ADCH6 6
464#define ADCH7 7
465
466#define ADCSRA _SFR_MEM8(0x7A)
467#define ADPS0 0
468#define ADPS1 1
469#define ADPS2 2
470#define ADIE 3
471#define ADIF 4
472#define ADATE 5
473#define ADSC 6
474#define ADEN 7
475
476#define ADCSRB _SFR_MEM8(0x7B)
477#define ADTS0 0
478#define ADTS1 1
479#define ADTS2 2
480#define ACME 6
481
482#define ADMUX _SFR_MEM8(0x7C)
483#define MUX0 0
484#define MUX1 1
485#define MUX2 2
486#define MUX3 3
487#define ADLAR 5
488#define REFS0 6
489#define REFS1 7
490
491#define DIDR0 _SFR_MEM8(0x7E)
492#define ADC0D 0
493#define ADC1D 1
494#define ADC2D 2
495#define ADC3D 3
496#define ADC4D 4
497#define ADC5D 5
498
499#define DIDR1 _SFR_MEM8(0x7F)
500#define AIN0D 0
501#define AIN1D 1
502
503#define TCCR1A _SFR_MEM8(0x80)
504#define WGM10 0
505#define WGM11 1
506#define COM1B0 4
507#define COM1B1 5
508#define COM1A0 6
509#define COM1A1 7
510
511#define TCCR1B _SFR_MEM8(0x81)
512#define CS10 0
513#define CS11 1
514#define CS12 2
515#define WGM12 3
516#define WGM13 4
517#define ICES1 6
518#define ICNC1 7
519
520#define TCCR1C _SFR_MEM8(0x82)
521#define FOC1B 6
522#define FOC1A 7
523
524#define TCNT1 _SFR_MEM16(0x84)
525
526#define TCNT1L _SFR_MEM8(0x84)
527#define TCNT1L0 0
528#define TCNT1L1 1
529#define TCNT1L2 2
530#define TCNT1L3 3
531#define TCNT1L4 4
532#define TCNT1L5 5
533#define TCNT1L6 6
534#define TCNT1L7 7
535
536#define TCNT1H _SFR_MEM8(0x85)
537#define TCNT1H0 0
538#define TCNT1H1 1
539#define TCNT1H2 2
540#define TCNT1H3 3
541#define TCNT1H4 4
542#define TCNT1H5 5
543#define TCNT1H6 6
544#define TCNT1H7 7
545
546#define ICR1 _SFR_MEM16(0x86)
547
548#define ICR1L _SFR_MEM8(0x86)
549#define ICR1L0 0
550#define ICR1L1 1
551#define ICR1L2 2
552#define ICR1L3 3
553#define ICR1L4 4
554#define ICR1L5 5
555#define ICR1L6 6
556#define ICR1L7 7
557
558#define ICR1H _SFR_MEM8(0x87)
559#define ICR1H0 0
560#define ICR1H1 1
561#define ICR1H2 2
562#define ICR1H3 3
563#define ICR1H4 4
564#define ICR1H5 5
565#define ICR1H6 6
566#define ICR1H7 7
567
568#define OCR1A _SFR_MEM16(0x88)
569
570#define OCR1AL _SFR_MEM8(0x88)
571#define OCR1AL0 0
572#define OCR1AL1 1
573#define OCR1AL2 2
574#define OCR1AL3 3
575#define OCR1AL4 4
576#define OCR1AL5 5
577#define OCR1AL6 6
578#define OCR1AL7 7
579
580#define OCR1AH _SFR_MEM8(0x89)
581#define OCR1AH0 0
582#define OCR1AH1 1
583#define OCR1AH2 2
584#define OCR1AH3 3
585#define OCR1AH4 4
586#define OCR1AH5 5
587#define OCR1AH6 6
588#define OCR1AH7 7
589
590#define OCR1B _SFR_MEM16(0x8A)
591
592#define OCR1BL _SFR_MEM8(0x8A)
593#define OCR1BL0 0
594#define OCR1BL1 1
595#define OCR1BL2 2
596#define OCR1BL3 3
597#define OCR1BL4 4
598#define OCR1BL5 5
599#define OCR1BL6 6
600#define OCR1BL7 7
601
602#define OCR1BH _SFR_MEM8(0x8B)
603#define OCR1BH0 0
604#define OCR1BH1 1
605#define OCR1BH2 2
606#define OCR1BH3 3
607#define OCR1BH4 4
608#define OCR1BH5 5
609#define OCR1BH6 6
610#define OCR1BH7 7
611
612#define TCCR2A _SFR_MEM8(0xB0)
613#define WGM20 0
614#define WGM21 1
615#define COM2B0 4
616#define COM2B1 5
617#define COM2A0 6
618#define COM2A1 7
619
620#define TCCR2B _SFR_MEM8(0xB1)
621#define CS20 0
622#define CS21 1
623#define CS22 2
624#define WGM22 3
625#define FOC2B 6
626#define FOC2A 7
627
628#define TCNT2 _SFR_MEM8(0xB2)
629#define TCNT2_0 0
630#define TCNT2_1 1
631#define TCNT2_2 2
632#define TCNT2_3 3
633#define TCNT2_4 4
634#define TCNT2_5 5
635#define TCNT2_6 6
636#define TCNT2_7 7
637
638#define OCR2A _SFR_MEM8(0xB3)
639#define OCR2A_0 0
640#define OCR2A_1 1
641#define OCR2A_2 2
642#define OCR2A_3 3
643#define OCR2A_4 4
644#define OCR2A_5 5
645#define OCR2A_6 6
646#define OCR2A_7 7
647
648#define OCR2B _SFR_MEM8(0xB4)
649#define OCR2B_0 0
650#define OCR2B_1 1
651#define OCR2B_2 2
652#define OCR2B_3 3
653#define OCR2B_4 4
654#define OCR2B_5 5
655#define OCR2B_6 6
656#define OCR2B_7 7
657
658#define ASSR _SFR_MEM8(0xB6)
659#define TCR2BUB 0
660#define TCR2AUB 1
661#define OCR2BUB 2
662#define OCR2AUB 3
663#define TCN2UB 4
664#define AS2 5
665#define EXCLK 6
666
667#define TWBR _SFR_MEM8(0xB8)
668#define TWBR0 0
669#define TWBR1 1
670#define TWBR2 2
671#define TWBR3 3
672#define TWBR4 4
673#define TWBR5 5
674#define TWBR6 6
675#define TWBR7 7
676
677#define TWSR _SFR_MEM8(0xB9)
678#define TWPS0 0
679#define TWPS1 1
680#define TWS3 3
681#define TWS4 4
682#define TWS5 5
683#define TWS6 6
684#define TWS7 7
685
686#define TWAR _SFR_MEM8(0xBA)
687#define TWGCE 0
688#define TWA0 1
689#define TWA1 2
690#define TWA2 3
691#define TWA3 4
692#define TWA4 5
693#define TWA5 6
694#define TWA6 7
695
696#define TWDR _SFR_MEM8(0xBB)
697#define TWD0 0
698#define TWD1 1
699#define TWD2 2
700#define TWD3 3
701#define TWD4 4
702#define TWD5 5
703#define TWD6 6
704#define TWD7 7
705
706#define TWCR _SFR_MEM8(0xBC)
707#define TWIE 0
708#define TWEN 2
709#define TWWC 3
710#define TWSTO 4
711#define TWSTA 5
712#define TWEA 6
713#define TWINT 7
714
715#define TWAMR _SFR_MEM8(0xBD)
716#define TWAM0 1
717#define TWAM1 2
718#define TWAM2 3
719#define TWAM3 4
720#define TWAM4 5
721#define TWAM5 6
722#define TWAM6 7
723
724#define UCSR0A _SFR_MEM8(0xC0)
725#define MPCM0 0
726#define U2X0 1
727#define UPE0 2
728#define DOR0 3
729#define FE0 4
730#define UDRE0 5
731#define TXC0 6
732#define RXC0 7
733
734#define UCSR0B _SFR_MEM8(0xC1)
735#define TXB80 0
736#define RXB80 1
737#define UCSZ02 2
738#define TXEN0 3
739#define RXEN0 4
740#define UDRIE0 5
741#define TXCIE0 6
742#define RXCIE0 7
743
744#define UCSR0C _SFR_MEM8(0xC2)
745#define UCPOL0 0
746#define UCSZ00 1
747#define UCSZ01 2
748#define USBS0 3
749#define UPM00 4
750#define UPM01 5
751#define UMSEL00 6
752#define UMSEL01 7
753
754#define UBRR0 _SFR_MEM16(0xC4)
755
756#define UBRR0L _SFR_MEM8(0xC4)
757#define _UBRR0 0
758#define _UBRR1 1
759#define UBRR2 2
760#define UBRR3 3
761#define UBRR4 4
762#define UBRR5 5
763#define UBRR6 6
764#define UBRR7 7
765
766#define UBRR0H _SFR_MEM8(0xC5)
767#define UBRR8 0
768#define UBRR9 1
769#define UBRR10 2
770#define UBRR11 3
771
772#define UDR0 _SFR_MEM8(0xC6)
773#define UDR0_0 0
774#define UDR0_1 1
775#define UDR0_2 2
776#define UDR0_3 3
777#define UDR0_4 4
778#define UDR0_5 5
779#define UDR0_6 6
780#define UDR0_7 7
781
782
783/* Interrupt vectors */
784/* Vector 0 is the reset vector */
785#define INT0_vect_num  1
786#define INT0_vect      _VECTOR(1)  /* External Interrupt Request 0 */
787#define INT1_vect_num  2
788#define INT1_vect      _VECTOR(2)  /* External Interrupt Request 1 */
789#define PCINT0_vect_num  3
790#define PCINT0_vect      _VECTOR(3)  /* Pin Change Interrupt Request 0 */
791#define PCINT1_vect_num  4
792#define PCINT1_vect      _VECTOR(4)  /* Pin Change Interrupt Request 0 */
793#define PCINT2_vect_num  5
794#define PCINT2_vect      _VECTOR(5)  /* Pin Change Interrupt Request 1 */
795#define WDT_vect_num  6
796#define WDT_vect      _VECTOR(6)  /* Watchdog Time-out Interrupt */
797#define TIMER2_COMPA_vect_num  7
798#define TIMER2_COMPA_vect      _VECTOR(7)  /* Timer/Counter2 Compare Match A */
799#define TIMER2_COMPB_vect_num  8
800#define TIMER2_COMPB_vect      _VECTOR(8)  /* Timer/Counter2 Compare Match A */
801#define TIMER2_OVF_vect_num  9
802#define TIMER2_OVF_vect      _VECTOR(9)  /* Timer/Counter2 Overflow */
803#define TIMER1_CAPT_vect_num  10
804#define TIMER1_CAPT_vect      _VECTOR(10)  /* Timer/Counter1 Capture Event */
805#define TIMER1_COMPA_vect_num  11
806#define TIMER1_COMPA_vect      _VECTOR(11)  /* Timer/Counter1 Compare Match A */
807#define TIMER1_COMPB_vect_num  12
808#define TIMER1_COMPB_vect      _VECTOR(12)  /* Timer/Counter1 Compare Match B */
809#define TIMER1_OVF_vect_num  13
810#define TIMER1_OVF_vect      _VECTOR(13)  /* Timer/Counter1 Overflow */
811#define TIMER0_COMPA_vect_num  14
812#define TIMER0_COMPA_vect      _VECTOR(14)  /* TimerCounter0 Compare Match A */
813#define TIMER0_COMPB_vect_num  15
814#define TIMER0_COMPB_vect      _VECTOR(15)  /* TimerCounter0 Compare Match B */
815#define TIMER0_OVF_vect_num  16
816#define TIMER0_OVF_vect      _VECTOR(16)  /* Timer/Couner0 Overflow */
817#define SPI_STC_vect_num  17
818#define SPI_STC_vect      _VECTOR(17)  /* SPI Serial Transfer Complete */
819#define USART_RX_vect_num  18
820#define USART_RX_vect      _VECTOR(18)  /* USART Rx Complete */
821#define USART_UDRE_vect_num  19
822#define USART_UDRE_vect      _VECTOR(19)  /* USART, Data Register Empty */
823#define USART_TX_vect_num  20
824#define USART_TX_vect      _VECTOR(20)  /* USART Tx Complete */
825#define ADC_vect_num  21
826#define ADC_vect      _VECTOR(21)  /* ADC Conversion Complete */
827#define EE_READY_vect_num  22
828#define EE_READY_vect      _VECTOR(22)  /* EEPROM Ready */
829#define ANALOG_COMP_vect_num  23
830#define ANALOG_COMP_vect      _VECTOR(23)  /* Analog Comparator */
831#define TWI_vect_num  24
832#define TWI_vect      _VECTOR(24)  /* Two-wire Serial Interface */
833#define SPM_Ready_vect_num  25
834#define SPM_Ready_vect      _VECTOR(25)  /* Store Program Memory Read */
835
836#define _VECTOR_SIZE 2 /* Size of individual vector. */
837#define _VECTORS_SIZE (26 * _VECTOR_SIZE)
838
839
840/* Constants */
841#define SPM_PAGESIZE (64)
842#define RAMSTART     (0x100)
843#define RAMSIZE      (1024)
844#define RAMEND       (RAMSTART + RAMSIZE - 1)
845#define XRAMSTART    (NA)
846#define XRAMSIZE     (0)
847#define XRAMEND      (RAMEND)
848#define E2END        (0x1FF)
849#define E2PAGESIZE   (4)
850#define FLASHEND     (0x1FFF)
851
852
853/* Fuses */
854#define FUSE_MEMORY_SIZE 3
855
856/* Low Fuse Byte */
857#define FUSE_CKSEL0  (unsigned char)~_BV(0)  /* Select Clock Source */
858#define FUSE_CKSEL1  (unsigned char)~_BV(1)  /* Select Clock Source */
859#define FUSE_CKSEL2  (unsigned char)~_BV(2)  /* Select Clock Source */
860#define FUSE_CKSEL3  (unsigned char)~_BV(3)  /* Select Clock Source */
861#define FUSE_SUT0  (unsigned char)~_BV(4)  /* Select start-up time */
862#define FUSE_SUT1  (unsigned char)~_BV(5)  /* Select start-up time */
863#define FUSE_CKOUT  (unsigned char)~_BV(6)  /* Clock output */
864#define FUSE_CKDIV8  (unsigned char)~_BV(7)  /* Divide clock by 8 */
865#define LFUSE_DEFAULT (FUSE_CKDIV8 & FUSE_SUT0 & FUSE_CKSEL3 & FUSE_CKSEL2 & FUSE_CKSEL0)
866
867/* High Fuse Byte */
868#define FUSE_BODLEVEL0  (unsigned char)~_BV(0)  /* Brown-out Detector trigger level */
869#define FUSE_BODLEVEL1  (unsigned char)~_BV(1)  /* Brown-out Detector trigger level */
870#define FUSE_BODLEVEL2  (unsigned char)~_BV(2)  /* Brown-out Detector trigger level */
871#define FUSE_EESAVE  (unsigned char)~_BV(3)  /* EEPROM memory is preserved through chip erase */
872#define FUSE_WDTON  (unsigned char)~_BV(4)  /* Watchdog Timer Always On */
873#define FUSE_SPIEN  (unsigned char)~_BV(5)  /* Enable Serial programming and Data Downloading */
874#define FUSE_DWEN  (unsigned char)~_BV(6)  /* debugWIRE Enable */
875#define FUSE_RSTDISBL  (unsigned char)~_BV(7)  /* External reset disable */
876#define HFUSE_DEFAULT (FUSE_SPIEN)
877
878/* Extended Fuse Byte */
879#define FUSE_BOOTRST  (unsigned char)~_BV(0)  /* Select reset vector */
880#define FUSE_BOOTSZ0  (unsigned char)~_BV(1)  /* Select boot size */
881#define FUSE_BOOTSZ1  (unsigned char)~_BV(2)  /* Select boot size */
882#define EFUSE_DEFAULT (FUSE_BOOTSZ1 & FUSE_BOOTSZ0)
883
884
885/* Lock Bits */
886#define __LOCK_BITS_EXIST
887#define __BOOT_LOCK_BITS_0_EXIST
888#define __BOOT_LOCK_BITS_1_EXIST
889
890
891/* Signature */
892#define SIGNATURE_0 0x1E
893#define SIGNATURE_1 0x93
894#define SIGNATURE_2 0x0F
895
896
897/* Device Pin Definitions */
898#define PCINT19_DDR   DDRD
899#define PCINT19_PORT  PORTD
900#define PCINT19_PIN   PIND
901#define PCINT19_BIT   3
902
903#define OC2B_DDR   DDRD
904#define OC2B_PORT  PORTD
905#define OC2B_PIN   PIND
906#define OC2B_BIT   3
907
908#define INT1_DDR   DDRD
909#define INT1_PORT  PORTD
910#define INT1_PIN   PIND
911#define INT1_BIT   3
912
913#define XCK_DDR   DDRD
914#define XCK_PORT  PORTD
915#define XCK_PIN   PIND
916#define XCK_BIT   4
917
918#define T0_DDR   DDRD
919#define T0_PORT  PORTD
920#define T0_PIN   PIND
921#define T0_BIT   4
922
923#define PCINT20_DDR   DDRD
924#define PCINT20_PORT  PORTD
925#define PCINT20_PIN   PIND
926#define PCINT20_BIT   4
927
928#define PCINT6_DDR   DDRB
929#define PCINT6_PORT  PORTB
930#define PCINT6_PIN   PINB
931#define PCINT6_BIT   6
932
933#define PCINT7_DDR   DDRB
934#define PCINT7_PORT  PORTB
935#define PCINT7_PIN   PINB
936#define PCINT7_BIT   7
937
938#define T1_DDR   DDRD
939#define T1_PORT  PORTD
940#define T1_PIN   PIND
941#define T1_BIT   5
942
943#define OC0B_DDR   DDRD
944#define OC0B_PORT  PORTD
945#define OC0B_PIN   PIND
946#define OC0B_BIT   5
947
948#define PCINT21_DDR   DDRD
949#define PCINT21_PORT  PORTD
950#define PCINT21_PIN   PIND
951#define PCINT21_BIT   5
952
953#define AIN0_DDR   DDRD
954#define AIN0_PORT  PORTD
955#define AIN0_PIN   PIND
956#define AIN0_BIT   6
957
958#define OC0A_DDR   DDRD
959#define OC0A_PORT  PORTD
960#define OC0A_PIN   PIND
961#define OC0A_BIT   6
962
963#define PCINT22_DDR   DDRD
964#define PCINT22_PORT  PORTD
965#define PCINT22_PIN   PIND
966#define PCINT22_BIT   6
967
968#define AIN1_DDR   DDRD
969#define AIN1_PORT  PORTD
970#define AIN1_PIN   PIND
971#define AIN1_BIT   7
972
973#define PCINT23_DDR   DDRD
974#define PCINT23_PORT  PORTD
975#define PCINT23_PIN   PIND
976#define PCINT23_BIT   7
977
978#define ICP1_DDR   DDRB
979#define ICP1_PORT  PORTB
980#define ICP1_PIN   PINB
981#define ICP1_BIT   0
982
983#define CLKO_DDR   DDRB
984#define CLKO_PORT  PORTB
985#define CLKO_PIN   PINB
986#define CLKO_BIT   0
987
988#define PCINT0_DDR   DDRB
989#define PCINT0_PORT  PORTB
990#define PCINT0_PIN   PINB
991#define PCINT0_BIT   0
992
993#define OC1A_DDR   DDRB
994#define OC1A_PORT  PORTB
995#define OC1A_PIN   PINB
996#define OC1A_BIT   1
997
998#define PCINT1_DDR   DDRB
999#define PCINT1_PORT  PORTB
1000#define PCINT1_PIN   PINB
1001#define PCINT1_BIT   1
1002
1003#define SS_DDR   DDRB
1004#define SS_PORT  PORTB
1005#define SS_PIN   PINB
1006#define SS_BIT   2
1007
1008#define OC1B_DDR   DDRB
1009#define OC1B_PORT  PORTB
1010#define OC1B_PIN   PINB
1011#define OC1B_BIT   2
1012
1013#define PCINT2_DDR   DDRB
1014#define PCINT2_PORT  PORTB
1015#define PCINT2_PIN   PINB
1016#define PCINT2_BIT   2
1017
1018#define MOSI_DDR   DDRB
1019#define MOSI_PORT  PORTB
1020#define MOSI_PIN   PINB
1021#define MOSI_BIT   3
1022
1023#define OC2A_DDR   DDRB
1024#define OC2A_PORT  PORTB
1025#define OC2A_PIN   PINB
1026#define OC2A_BIT   3
1027
1028#define PCINT3_DDR   DDRB
1029#define PCINT3_PORT  PORTB
1030#define PCINT3_PIN   PINB
1031#define PCINT3_BIT   3
1032
1033#define MISO_DDR   DDRB
1034#define MISO_PORT  PORTB
1035#define MISO_PIN   PINB
1036#define MISO_BIT   4
1037
1038#define PCINT4_DDR   DDRB
1039#define PCINT4_PORT  PORTB
1040#define PCINT4_PIN   PINB
1041#define PCINT4_BIT   4
1042
1043#define SCK_DDR   DDRB
1044#define SCK_PORT  PORTB
1045#define SCK_PIN   PINB
1046#define SCK_BIT   5
1047
1048#define PCINT5_DDR   DDRB
1049#define PCINT5_PORT  PORTB
1050#define PCINT5_PIN   PINB
1051#define PCINT5_BIT   5
1052
1053#define ADC6_DDR   DDRADC
1054#define ADC6_PORT  PORTADC
1055#define ADC6_PIN   PINADC
1056#define ADC6_BIT   ADC6
1057
1058#define ADC7_DDR   DDRADC
1059#define ADC7_PORT  PORTADC
1060#define ADC7_PIN   PINADC
1061#define ADC7_BIT   ADC7
1062
1063#define ADC0_DDR   DDRC
1064#define ADC0_PORT  PORTC
1065#define ADC0_PIN   PINC
1066#define ADC0_BIT   0
1067
1068#define PCINT8_DDR   DDRC
1069#define PCINT8_PORT  PORTC
1070#define PCINT8_PIN   PINC
1071#define PCINT8_BIT   0
1072
1073#define ADC1_DDR   DDRC
1074#define ADC1_PORT  PORTC
1075#define ADC1_PIN   PINC
1076#define ADC1_BIT   1
1077
1078#define PCINT9_DDR   DDRC
1079#define PCINT9_PORT  PORTC
1080#define PCINT9_PIN   PINC
1081#define PCINT9_BIT   1
1082
1083#define ADC2_DDR   DDRC
1084#define ADC2_PORT  PORTC
1085#define ADC2_PIN   PINC
1086#define ADC2_BIT   2
1087
1088#define PCINT10_DDR   DDRC
1089#define PCINT10_PORT  PORTC
1090#define PCINT10_PIN   PINC
1091#define PCINT10_BIT   2
1092
1093#define ADC3_DDR   DDRC
1094#define ADC3_PORT  PORTC
1095#define ADC3_PIN   PINC
1096#define ADC3_BIT   3
1097
1098#define PCINT11_DDR   DDRC
1099#define PCINT11_PORT  PORTC
1100#define PCINT11_PIN   PINC
1101#define PCINT11_BIT   3
1102
1103#define ADC4_DDR   DDRC
1104#define ADC4_PORT  PORTC
1105#define ADC4_PIN   PINC
1106#define ADC4_BIT   4
1107
1108#define SDA_DDR   DDRC
1109#define SDA_PORT  PORTC
1110#define SDA_PIN   PINC
1111#define SDA_BIT   4
1112
1113#define PCINT12_DDR   DDRC
1114#define PCINT12_PORT  PORTC
1115#define PCINT12_PIN   PINC
1116#define PCINT12_BIT   4
1117
1118#define ADC5_DDR   DDRC
1119#define ADC5_PORT  PORTC
1120#define ADC5_PIN   PINC
1121#define ADC5_BIT   5
1122
1123#define SCL_DDR   DDRC
1124#define SCL_PORT  PORTC
1125#define SCL_PIN   PINC
1126#define SCL_BIT   5
1127
1128#define PCINT13_DDR   DDRC
1129#define PCINT13_PORT  PORTC
1130#define PCINT13_PIN   PINC
1131#define PCINT13_BIT   5
1132
1133#define PCINT14_DDR   DDRC
1134#define PCINT14_PORT  PORTC
1135#define PCINT14_PIN   PINC
1136#define PCINT14_BIT   6
1137
1138#define RXD_DDR   DDRD
1139#define RXD_PORT  PORTD
1140#define RXD_PIN   PIND
1141#define RXD_BIT   0
1142
1143#define PCINT16_DDR   DDRD
1144#define PCINT16_PORT  PORTD
1145#define PCINT16_PIN   PIND
1146#define PCINT16_BIT   0
1147
1148#define TXD_DDR   DDRD
1149#define TXD_PORT  PORTD
1150#define TXD_PIN   PIND
1151#define TXD_BIT   1
1152
1153#define PCINT17_DDR   DDRD
1154#define PCINT17_PORT  PORTD
1155#define PCINT17_PIN   PIND
1156#define PCINT17_BIT   1
1157
1158#define INT0_DDR   DDRD
1159#define INT0_PORT  PORTD
1160#define INT0_PIN   PIND
1161#define INT0_BIT   2
1162
1163#define PCINT18_DDR   DDRD
1164#define PCINT18_PORT  PORTD
1165#define PCINT18_PIN   PIND
1166#define PCINT18_BIT   2
1167
1168#endif /* _AVR_ATmega88PA_H_ */
1169
Note: See TracBrowser for help on using the repository browser.